In this paper, we present a novel temporal partitioning methodology for dynamically reconfigurable computing systems to reduce the communication costs of the design. This aim can be reached by minimizing the transfer of data required between design partitions. Our algorithm use the network flow-based multi-way task partitioning algorithm to minimize communication costs for temporal partitioning.. The proposed methodology was tested on several examples on the Xilinx Virtex-II pro. The results show significant reduction in the communication cost compared with others famous approaches used in this field.
Introduction
Reconfigurable architectures (RA) constructed from one or more general purpose processors (GPP) and a set of reconfigurable processing units (RPU), then they combine high performance with flexibility and programmability. In general, reconfigurable architectures such as field programmable gate array (FPGA) are able to reconfigure rapidly to any custom desired form. Hence, there is growing interest in dynamically reconfigurable architectures (DRA) [1] , [2] because logic utilization can be dramatically improved by timesharing logic. Resources can be effectively reused, cutting hardware costs and improving performance. A program or application can be modeled by a data flow graph where the nodes represent computation tasks (integer addition, real multiplication, and integer comparison) and the edges the data dependency between nodes. The functionality of the nodes is specified in a conventional high level language like C++ or VHDL (Very high speed integrated circuit). In this context for a given application, the resources on the device are not allocated to only one operator but to a set of operators that must be placed at the same time and removed at the same time. With this, an application must be partitioned in sets of operators (nodes) called partition such as the size of each partition must be less or equal than a total area of device. The partitions will then be successively implemented at different time on the device. This process, called temporal partitioning, allows an application to be sequentially computed, by allowing a temporal sharing of resource among different sets of operators.
In the literature, many methods have developed by different authors to solve the temporal partitioning problem. In [3] - [5] authors used traditional scheduling methods, such as list scheduling. The idea behind the list scheduling approach is first to place all the nodes of a graph representing the problem to be solved in a list. A new partition (also called configuration) is built stepwise by removing nodes from the list and
Temporal Partitioning Problem
In dynamically reconfigurable computing systems, the temporal partitioning problem can be formulated as a graph-based problem. A program or application can be represented by a data flow graph. A DFG is a directed acyclic graph (DAG) G=(V, E), where V is a set of nodes and E is a set of edges. Further, given a temporal partitioning P of the graph G=(V, E) into K disjoints temporal partitions P={P1, ... ,Pk}. Based on Eq. (1) (3) and represents the area, the width and the height of reconfigurable Module, respectively. Therefore, the area of the reconfigurable module should be grater or equal than .
The above aim can be reached by minimizing the transfer of data required between design partitions. Hence, our algorithm aims to find a way of graph partitioning that gives the optimal solution in term of communication cost between design partitions.
In this work, our main goal is how finding the way of partitioning the graph into K disjoint partitions such as the communication cost between design partitions has lowest value. This section shows how achieving a good solution to such graph partitioning problem. Given a temporal partitioning of G=(E, V) into K disjoint partitions P={P1, . . . ,Pk}, the communication cost ,CC(Pm), of partition Pm has been defined in [13] as follow:
where TCC is the total communication cost.
= is the number of nodes outside the partition Pm. Hence, we have the total number of nodes:
= =n From the previous discussion, we formulate the temporal partitioning problem as follows. Inputs: given a data flow graph G=(V, E) Constraints:
1)
. where K is a number of partitions 2) All dependency constraint relations are satisfied for all K partitions, let denote the dependency constraint of a node . For tow nodes and , we define if must be scheduled no later than .
3)
. Where denoted the area of partition and denoted the total area of the device. Objective: divided G into k partition such that the k and the total communication cost between all partitions are minimized with respecting all constraints.
In this paper we present a new temporal partitioning algorithm based on network flow algorithm which tries to achieve the minimum number of partitions with an interesting reduction of total communication costs between all partitions
Definitions
Given a data flow graph G=(V, E), we define: 1) A primary input (PI) node is a node without any predecessor. 2) A primary output (PO) node is a node without any successor.
3) The inputs adjacency matrix as follow: The use of the network flow approach to solve temporal partitioning problems was first proposed in [1] , [2] is called FBB algorithm. The method is a recursive bipartition approach that successively partitions a set of remaining nodes in two partitions, one of which is a final partition, whereas a further partition step must be applied on the second one. Note that in the original network flow based algorithm [1] , two nodes are randomly selected as the source nodes s and the sink nodes t so as to bipartition of the application into two parts and such that and , but our approach is slightly different. We modify step 1) of the FBB algorithm such that a network is constructed from G=(V, E) by introducing a new strategy for selecting nodes source s and sink t. Moreover, in steps 3) and 4), we consider precedence constraint effects when we do the partitioning. On the other hand, we choose the node with the smallest degree and collapse it to s or t such that the area constraint is satisfied as soon as possible. This is different from the original FBB algorithm in [1] , which randomly selects one node.
Lemma 1
Given a temporal partitioning of G (V, E) into k disjoint partitions P={P1, P2,…, Pk}. Based on Eq (5) and Eq(8) the problem of communication cost minimization can be expressed as: Minimize TTC subject to minimize [13] .
Then, Based on Lemma 1 : minimize TCC subject to minimize subject to minimize .
Feasible Partitioning Algorithm
A direct extension of FBB to multi-way partitioning is to apply recursively the max-flow min-cut process to find one partition at a time that meets the area constraint until every node in G is assigned to a partition as shown in Fig. 1 . A feasible partition is a sub-partition of that satisfies the area constraint, i.e.
. To partition the DAG into as a small number of partitions as possible, it is desirable to find one large feasible partition at a time. FP is an algorithm that repeatedly computes max-flow min-cut in to find a feasible partitions with as optimal communication cost as possible.
In step 1), a network is constructed from G=(V, E) by selecting two nodes source s and sink t. In step 2), the maximum flow is pushed through the network. Incremental flow computation is employed, as only additional flow is added to saturate the edges from iteration to iteration in order to find a feasible min-cut.
In step 3), if , then the nodes on one side of the min-cut are collapsed to the s seed node. This not only selects a feasible node under the area constraint but also satisfies the precedence constraint and optimizes the communication cost. According to lemma 1 and lemma 2, optimizing communication cost result by selecting the node with smallest degree. This process may not find a suitable node of the part, meaning that the such that the sub-partition is the most optimal partition in terms of communication cost. Fig. 1 . Feasible partitioning algorithm.
In step 4), the nodes on one side of the min-cut are collapsed to the t seed node. If a feasible partition is found, then and continues to find the next partition until every node is assigned a partition. According to step 2) of the FP algorithm, we can also obtain a set of min-cuts with different sizes. Fig. 2 illustrates an example of using network flow for multi-way partitioning. In this case, the area constraint of a partition is 15,
. In each iteration, max-flow is computed and a min-cut is found. Then all the nodes on the smaller side of the min-cut are collapsed to form one seed node, so that more flows can be pushed through the network. In iteration 2, it is seen that if the node with minimum degree is collapsed to the sink t, sink t will have one out-edge which contradicts the precedence constraint as shown in Fig. 2(b) . Hence, it must select another node to satisfy the precedence relation Fig. 2(c) . Finally, this process goes on until a feasible partition is found and the min-cut size is 2 Fig. 2(d) . 
Experiment
Hardware architecture, XUP Virtex-II, on which this approach is to be mapped. The XUP Virtex-II Pro FPGA development system can be used at any virtually level of the engineering curricula, from introductory courses through advanced research projects. In our experiences, we used four approaches, list scheduling [12] , initial network flow [13] , improved network flow [2] and our proposed approach. In our experiences,
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we evaluated the performance of each approach in term of total communication costs. The Fig. 3 shows the color layout descriptor ''CLD'' is a low-level visual descriptor that can be extracted from images or video frames. The process of the CLD extraction consists of four stages: Image partitioning, selection of a single representative color for each block, DCT transformation and nonlinear quantization and zigzag scanning. Since DCT is the most computationally intensive part of the CLD algorithm, it has been chosen to be implemented in hardware, and the rest of subtasks (partitioning, color selection, quantization, zig-zag scanning and Huffman encoding) were chosen for software implementation. The model proposed by [5] is based on 16 vector products. Thus, the entire DCT is a collection of 16 tasks, where each task is a vector product as presented in Fig. 4 . There are two kinds of tasks in the task graph. ''T1'' and ''T2'', whose structure is similar to vector product, but whose bit widths differ. Table 1 gives the characteristic of 4×4 DCT, 16 × 16 DCT task graphs. The Table 2 gives the different solutions provided by the list scheduling, the initial network flow technique, the enhanced network flow and the proposed approach. Results of Table 2 shows an average improvement of 14.3 %, 6.8 % and 28.1 % in term of total communications costs compared with initial network flow, improved network flow and list scheduling respectively. These results show the magnitude of benefit possible adopting our approach. Therefore, our algorithm has a good trade-off between latency of the graph and reconfiguration overhead. Hence, our approach can be qualified to be a good temporal partitioning candidate. In fact, an optimal partitioning approach needs to balance computation required for each partition and reduce the reconfiguration overhead so that mapped applications can be executed faster on dynamically reconfigurable hardware. 
Conclusion
Today's large and complex designs are now commonly implemented in FPGAs, however designer suffers principally from the time needed due to communication overhead, which is still relatively high. A high reconfiguration time may lead to impractical design mainly when designer focuses on minimizing the overall communication of the design partition. For that reason, we have developed in this paper a typical temporal partitioning algorithm to reduce the communication between design partitions. In fact, our algorithm finds the best schedule of nodes that minimizes the communication between design partitions of the graph. In addition, to show the effectiveness of our algorithm, the algorithm is experimented on benchmark circuits such as DCT task graphs. The studied evaluation cases show that the proposed algorithm provides very significant results terms of communication cost and latency versus other wellknown algorithms used in the temporal partitioning field. 
